annotate f103c8/Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal.h @ 6:ca42336826bd default tip

working on clock sources
author cin
date Mon, 23 Jan 2017 02:40:17 +0300
parents 0c59e7a7782a
children
Ignore whitespace changes - Everywhere: Within whitespace: At end of lines:
rev   line source
2
0c59e7a7782a Working on GPIO and RCC
cin
parents:
diff changeset
1 /**
0c59e7a7782a Working on GPIO and RCC
cin
parents:
diff changeset
2 ******************************************************************************
0c59e7a7782a Working on GPIO and RCC
cin
parents:
diff changeset
3 * @file stm32f1xx_hal.h
0c59e7a7782a Working on GPIO and RCC
cin
parents:
diff changeset
4 * @author MCD Application Team
0c59e7a7782a Working on GPIO and RCC
cin
parents:
diff changeset
5 * @version V1.0.4
0c59e7a7782a Working on GPIO and RCC
cin
parents:
diff changeset
6 * @date 29-April-2016
0c59e7a7782a Working on GPIO and RCC
cin
parents:
diff changeset
7 * @brief This file contains all the functions prototypes for the HAL
0c59e7a7782a Working on GPIO and RCC
cin
parents:
diff changeset
8 * module driver.
0c59e7a7782a Working on GPIO and RCC
cin
parents:
diff changeset
9 ******************************************************************************
0c59e7a7782a Working on GPIO and RCC
cin
parents:
diff changeset
10 * @attention
0c59e7a7782a Working on GPIO and RCC
cin
parents:
diff changeset
11 *
0c59e7a7782a Working on GPIO and RCC
cin
parents:
diff changeset
12 * <h2><center>&copy; COPYRIGHT(c) 2016 STMicroelectronics</center></h2>
0c59e7a7782a Working on GPIO and RCC
cin
parents:
diff changeset
13 *
0c59e7a7782a Working on GPIO and RCC
cin
parents:
diff changeset
14 * Redistribution and use in source and binary forms, with or without modification,
0c59e7a7782a Working on GPIO and RCC
cin
parents:
diff changeset
15 * are permitted provided that the following conditions are met:
0c59e7a7782a Working on GPIO and RCC
cin
parents:
diff changeset
16 * 1. Redistributions of source code must retain the above copyright notice,
0c59e7a7782a Working on GPIO and RCC
cin
parents:
diff changeset
17 * this list of conditions and the following disclaimer.
0c59e7a7782a Working on GPIO and RCC
cin
parents:
diff changeset
18 * 2. Redistributions in binary form must reproduce the above copyright notice,
0c59e7a7782a Working on GPIO and RCC
cin
parents:
diff changeset
19 * this list of conditions and the following disclaimer in the documentation
0c59e7a7782a Working on GPIO and RCC
cin
parents:
diff changeset
20 * and/or other materials provided with the distribution.
0c59e7a7782a Working on GPIO and RCC
cin
parents:
diff changeset
21 * 3. Neither the name of STMicroelectronics nor the names of its contributors
0c59e7a7782a Working on GPIO and RCC
cin
parents:
diff changeset
22 * may be used to endorse or promote products derived from this software
0c59e7a7782a Working on GPIO and RCC
cin
parents:
diff changeset
23 * without specific prior written permission.
0c59e7a7782a Working on GPIO and RCC
cin
parents:
diff changeset
24 *
0c59e7a7782a Working on GPIO and RCC
cin
parents:
diff changeset
25 * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
0c59e7a7782a Working on GPIO and RCC
cin
parents:
diff changeset
26 * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
0c59e7a7782a Working on GPIO and RCC
cin
parents:
diff changeset
27 * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
0c59e7a7782a Working on GPIO and RCC
cin
parents:
diff changeset
28 * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE
0c59e7a7782a Working on GPIO and RCC
cin
parents:
diff changeset
29 * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
0c59e7a7782a Working on GPIO and RCC
cin
parents:
diff changeset
30 * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
0c59e7a7782a Working on GPIO and RCC
cin
parents:
diff changeset
31 * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
0c59e7a7782a Working on GPIO and RCC
cin
parents:
diff changeset
32 * CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
0c59e7a7782a Working on GPIO and RCC
cin
parents:
diff changeset
33 * OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
0c59e7a7782a Working on GPIO and RCC
cin
parents:
diff changeset
34 * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
0c59e7a7782a Working on GPIO and RCC
cin
parents:
diff changeset
35 *
0c59e7a7782a Working on GPIO and RCC
cin
parents:
diff changeset
36 ******************************************************************************
0c59e7a7782a Working on GPIO and RCC
cin
parents:
diff changeset
37 */
0c59e7a7782a Working on GPIO and RCC
cin
parents:
diff changeset
38
0c59e7a7782a Working on GPIO and RCC
cin
parents:
diff changeset
39 /* Define to prevent recursive inclusion -------------------------------------*/
0c59e7a7782a Working on GPIO and RCC
cin
parents:
diff changeset
40 #ifndef __STM32F1xx_HAL_H
0c59e7a7782a Working on GPIO and RCC
cin
parents:
diff changeset
41 #define __STM32F1xx_HAL_H
0c59e7a7782a Working on GPIO and RCC
cin
parents:
diff changeset
42
0c59e7a7782a Working on GPIO and RCC
cin
parents:
diff changeset
43 #ifdef __cplusplus
0c59e7a7782a Working on GPIO and RCC
cin
parents:
diff changeset
44 extern "C" {
0c59e7a7782a Working on GPIO and RCC
cin
parents:
diff changeset
45 #endif
0c59e7a7782a Working on GPIO and RCC
cin
parents:
diff changeset
46
0c59e7a7782a Working on GPIO and RCC
cin
parents:
diff changeset
47 /* Includes ------------------------------------------------------------------*/
0c59e7a7782a Working on GPIO and RCC
cin
parents:
diff changeset
48 #include "stm32f1xx_hal_conf.h"
0c59e7a7782a Working on GPIO and RCC
cin
parents:
diff changeset
49
0c59e7a7782a Working on GPIO and RCC
cin
parents:
diff changeset
50 /** @addtogroup STM32F1xx_HAL_Driver
0c59e7a7782a Working on GPIO and RCC
cin
parents:
diff changeset
51 * @{
0c59e7a7782a Working on GPIO and RCC
cin
parents:
diff changeset
52 */
0c59e7a7782a Working on GPIO and RCC
cin
parents:
diff changeset
53
0c59e7a7782a Working on GPIO and RCC
cin
parents:
diff changeset
54 /** @addtogroup HAL
0c59e7a7782a Working on GPIO and RCC
cin
parents:
diff changeset
55 * @{
0c59e7a7782a Working on GPIO and RCC
cin
parents:
diff changeset
56 */
0c59e7a7782a Working on GPIO and RCC
cin
parents:
diff changeset
57
0c59e7a7782a Working on GPIO and RCC
cin
parents:
diff changeset
58 /* Exported types ------------------------------------------------------------*/
0c59e7a7782a Working on GPIO and RCC
cin
parents:
diff changeset
59 /* Exported constants --------------------------------------------------------*/
0c59e7a7782a Working on GPIO and RCC
cin
parents:
diff changeset
60
0c59e7a7782a Working on GPIO and RCC
cin
parents:
diff changeset
61 /* Exported macro ------------------------------------------------------------*/
0c59e7a7782a Working on GPIO and RCC
cin
parents:
diff changeset
62
0c59e7a7782a Working on GPIO and RCC
cin
parents:
diff changeset
63 /** @defgroup HAL_Exported_Macros HAL Exported Macros
0c59e7a7782a Working on GPIO and RCC
cin
parents:
diff changeset
64 * @{
0c59e7a7782a Working on GPIO and RCC
cin
parents:
diff changeset
65 */
0c59e7a7782a Working on GPIO and RCC
cin
parents:
diff changeset
66
0c59e7a7782a Working on GPIO and RCC
cin
parents:
diff changeset
67 /** @defgroup DBGMCU_Freeze_Unfreeze Freeze Unfreeze Peripherals in Debug mode
0c59e7a7782a Working on GPIO and RCC
cin
parents:
diff changeset
68 * @brief Freeze/Unfreeze Peripherals in Debug mode
0c59e7a7782a Working on GPIO and RCC
cin
parents:
diff changeset
69 * Note: On devices STM32F10xx8 and STM32F10xxB,
0c59e7a7782a Working on GPIO and RCC
cin
parents:
diff changeset
70 * STM32F101xC/D/E and STM32F103xC/D/E,
0c59e7a7782a Working on GPIO and RCC
cin
parents:
diff changeset
71 * STM32F101xF/G and STM32F103xF/G
0c59e7a7782a Working on GPIO and RCC
cin
parents:
diff changeset
72 * STM32F10xx4 and STM32F10xx6
0c59e7a7782a Working on GPIO and RCC
cin
parents:
diff changeset
73 * Debug registers DBGMCU_IDCODE and DBGMCU_CR are accessible only in
0c59e7a7782a Working on GPIO and RCC
cin
parents:
diff changeset
74 * debug mode (not accessible by the user software in normal mode).
0c59e7a7782a Working on GPIO and RCC
cin
parents:
diff changeset
75 * Refer to errata sheet of these devices for more details.
0c59e7a7782a Working on GPIO and RCC
cin
parents:
diff changeset
76 * @{
0c59e7a7782a Working on GPIO and RCC
cin
parents:
diff changeset
77 */
0c59e7a7782a Working on GPIO and RCC
cin
parents:
diff changeset
78
0c59e7a7782a Working on GPIO and RCC
cin
parents:
diff changeset
79 /* Peripherals on APB1 */
0c59e7a7782a Working on GPIO and RCC
cin
parents:
diff changeset
80 /**
0c59e7a7782a Working on GPIO and RCC
cin
parents:
diff changeset
81 * @brief TIM2 Peripherals Debug mode
0c59e7a7782a Working on GPIO and RCC
cin
parents:
diff changeset
82 */
0c59e7a7782a Working on GPIO and RCC
cin
parents:
diff changeset
83 #define __HAL_DBGMCU_FREEZE_TIM2() SET_BIT(DBGMCU->CR, DBGMCU_CR_DBG_TIM2_STOP)
0c59e7a7782a Working on GPIO and RCC
cin
parents:
diff changeset
84 #define __HAL_DBGMCU_UNFREEZE_TIM2() CLEAR_BIT(DBGMCU->CR, DBGMCU_CR_DBG_TIM2_STOP)
0c59e7a7782a Working on GPIO and RCC
cin
parents:
diff changeset
85
0c59e7a7782a Working on GPIO and RCC
cin
parents:
diff changeset
86 /**
0c59e7a7782a Working on GPIO and RCC
cin
parents:
diff changeset
87 * @brief TIM3 Peripherals Debug mode
0c59e7a7782a Working on GPIO and RCC
cin
parents:
diff changeset
88 */
0c59e7a7782a Working on GPIO and RCC
cin
parents:
diff changeset
89 #define __HAL_DBGMCU_FREEZE_TIM3() SET_BIT(DBGMCU->CR, DBGMCU_CR_DBG_TIM3_STOP)
0c59e7a7782a Working on GPIO and RCC
cin
parents:
diff changeset
90 #define __HAL_DBGMCU_UNFREEZE_TIM3() CLEAR_BIT(DBGMCU->CR, DBGMCU_CR_DBG_TIM3_STOP)
0c59e7a7782a Working on GPIO and RCC
cin
parents:
diff changeset
91
0c59e7a7782a Working on GPIO and RCC
cin
parents:
diff changeset
92 #if defined (DBGMCU_CR_DBG_TIM4_STOP)
0c59e7a7782a Working on GPIO and RCC
cin
parents:
diff changeset
93 /**
0c59e7a7782a Working on GPIO and RCC
cin
parents:
diff changeset
94 * @brief TIM4 Peripherals Debug mode
0c59e7a7782a Working on GPIO and RCC
cin
parents:
diff changeset
95 */
0c59e7a7782a Working on GPIO and RCC
cin
parents:
diff changeset
96 #define __HAL_DBGMCU_FREEZE_TIM4() SET_BIT(DBGMCU->CR, DBGMCU_CR_DBG_TIM4_STOP)
0c59e7a7782a Working on GPIO and RCC
cin
parents:
diff changeset
97 #define __HAL_DBGMCU_UNFREEZE_TIM4() CLEAR_BIT(DBGMCU->CR, DBGMCU_CR_DBG_TIM4_STOP)
0c59e7a7782a Working on GPIO and RCC
cin
parents:
diff changeset
98 #endif
0c59e7a7782a Working on GPIO and RCC
cin
parents:
diff changeset
99
0c59e7a7782a Working on GPIO and RCC
cin
parents:
diff changeset
100 #if defined (DBGMCU_CR_DBG_TIM5_STOP)
0c59e7a7782a Working on GPIO and RCC
cin
parents:
diff changeset
101 /**
0c59e7a7782a Working on GPIO and RCC
cin
parents:
diff changeset
102 * @brief TIM5 Peripherals Debug mode
0c59e7a7782a Working on GPIO and RCC
cin
parents:
diff changeset
103 */
0c59e7a7782a Working on GPIO and RCC
cin
parents:
diff changeset
104 #define __HAL_DBGMCU_FREEZE_TIM5() SET_BIT(DBGMCU->CR, DBGMCU_CR_DBG_TIM5_STOP)
0c59e7a7782a Working on GPIO and RCC
cin
parents:
diff changeset
105 #define __HAL_DBGMCU_UNFREEZE_TIM5() CLEAR_BIT(DBGMCU->CR, DBGMCU_CR_DBG_TIM5_STOP)
0c59e7a7782a Working on GPIO and RCC
cin
parents:
diff changeset
106 #endif
0c59e7a7782a Working on GPIO and RCC
cin
parents:
diff changeset
107
0c59e7a7782a Working on GPIO and RCC
cin
parents:
diff changeset
108 #if defined (DBGMCU_CR_DBG_TIM6_STOP)
0c59e7a7782a Working on GPIO and RCC
cin
parents:
diff changeset
109 /**
0c59e7a7782a Working on GPIO and RCC
cin
parents:
diff changeset
110 * @brief TIM6 Peripherals Debug mode
0c59e7a7782a Working on GPIO and RCC
cin
parents:
diff changeset
111 */
0c59e7a7782a Working on GPIO and RCC
cin
parents:
diff changeset
112 #define __HAL_DBGMCU_FREEZE_TIM6() SET_BIT(DBGMCU->CR, DBGMCU_CR_DBG_TIM6_STOP)
0c59e7a7782a Working on GPIO and RCC
cin
parents:
diff changeset
113 #define __HAL_DBGMCU_UNFREEZE_TIM6() CLEAR_BIT(DBGMCU->CR, DBGMCU_CR_DBG_TIM6_STOP)
0c59e7a7782a Working on GPIO and RCC
cin
parents:
diff changeset
114 #endif
0c59e7a7782a Working on GPIO and RCC
cin
parents:
diff changeset
115
0c59e7a7782a Working on GPIO and RCC
cin
parents:
diff changeset
116 #if defined (DBGMCU_CR_DBG_TIM7_STOP)
0c59e7a7782a Working on GPIO and RCC
cin
parents:
diff changeset
117 /**
0c59e7a7782a Working on GPIO and RCC
cin
parents:
diff changeset
118 * @brief TIM7 Peripherals Debug mode
0c59e7a7782a Working on GPIO and RCC
cin
parents:
diff changeset
119 */
0c59e7a7782a Working on GPIO and RCC
cin
parents:
diff changeset
120 #define __HAL_DBGMCU_FREEZE_TIM7() SET_BIT(DBGMCU->CR, DBGMCU_CR_DBG_TIM7_STOP)
0c59e7a7782a Working on GPIO and RCC
cin
parents:
diff changeset
121 #define __HAL_DBGMCU_UNFREEZE_TIM7() CLEAR_BIT(DBGMCU->CR, DBGMCU_CR_DBG_TIM7_STOP)
0c59e7a7782a Working on GPIO and RCC
cin
parents:
diff changeset
122 #endif
0c59e7a7782a Working on GPIO and RCC
cin
parents:
diff changeset
123
0c59e7a7782a Working on GPIO and RCC
cin
parents:
diff changeset
124 #if defined (DBGMCU_CR_DBG_TIM12_STOP)
0c59e7a7782a Working on GPIO and RCC
cin
parents:
diff changeset
125 /**
0c59e7a7782a Working on GPIO and RCC
cin
parents:
diff changeset
126 * @brief TIM12 Peripherals Debug mode
0c59e7a7782a Working on GPIO and RCC
cin
parents:
diff changeset
127 */
0c59e7a7782a Working on GPIO and RCC
cin
parents:
diff changeset
128 #define __HAL_DBGMCU_FREEZE_TIM12() SET_BIT(DBGMCU->CR, DBGMCU_CR_DBG_TIM12_STOP)
0c59e7a7782a Working on GPIO and RCC
cin
parents:
diff changeset
129 #define __HAL_DBGMCU_UNFREEZE_TIM12() CLEAR_BIT(DBGMCU->CR, DBGMCU_CR_DBG_TIM12_STOP)
0c59e7a7782a Working on GPIO and RCC
cin
parents:
diff changeset
130 #endif
0c59e7a7782a Working on GPIO and RCC
cin
parents:
diff changeset
131
0c59e7a7782a Working on GPIO and RCC
cin
parents:
diff changeset
132 #if defined (DBGMCU_CR_DBG_TIM13_STOP)
0c59e7a7782a Working on GPIO and RCC
cin
parents:
diff changeset
133 /**
0c59e7a7782a Working on GPIO and RCC
cin
parents:
diff changeset
134 * @brief TIM13 Peripherals Debug mode
0c59e7a7782a Working on GPIO and RCC
cin
parents:
diff changeset
135 */
0c59e7a7782a Working on GPIO and RCC
cin
parents:
diff changeset
136 #define __HAL_DBGMCU_FREEZE_TIM13() SET_BIT(DBGMCU->CR, DBGMCU_CR_DBG_TIM13_STOP)
0c59e7a7782a Working on GPIO and RCC
cin
parents:
diff changeset
137 #define __HAL_DBGMCU_UNFREEZE_TIM13() CLEAR_BIT(DBGMCU->CR, DBGMCU_CR_DBG_TIM13_STOP)
0c59e7a7782a Working on GPIO and RCC
cin
parents:
diff changeset
138 #endif
0c59e7a7782a Working on GPIO and RCC
cin
parents:
diff changeset
139
0c59e7a7782a Working on GPIO and RCC
cin
parents:
diff changeset
140 #if defined (DBGMCU_CR_DBG_TIM14_STOP)
0c59e7a7782a Working on GPIO and RCC
cin
parents:
diff changeset
141 /**
0c59e7a7782a Working on GPIO and RCC
cin
parents:
diff changeset
142 * @brief TIM14 Peripherals Debug mode
0c59e7a7782a Working on GPIO and RCC
cin
parents:
diff changeset
143 */
0c59e7a7782a Working on GPIO and RCC
cin
parents:
diff changeset
144 #define __HAL_DBGMCU_FREEZE_TIM14() SET_BIT(DBGMCU->CR, DBGMCU_CR_DBG_TIM14_STOP)
0c59e7a7782a Working on GPIO and RCC
cin
parents:
diff changeset
145 #define __HAL_DBGMCU_UNFREEZE_TIM14() CLEAR_BIT(DBGMCU->CR, DBGMCU_CR_DBG_TIM14_STOP)
0c59e7a7782a Working on GPIO and RCC
cin
parents:
diff changeset
146 #endif
0c59e7a7782a Working on GPIO and RCC
cin
parents:
diff changeset
147
0c59e7a7782a Working on GPIO and RCC
cin
parents:
diff changeset
148 /**
0c59e7a7782a Working on GPIO and RCC
cin
parents:
diff changeset
149 * @brief WWDG Peripherals Debug mode
0c59e7a7782a Working on GPIO and RCC
cin
parents:
diff changeset
150 */
0c59e7a7782a Working on GPIO and RCC
cin
parents:
diff changeset
151 #define __HAL_DBGMCU_FREEZE_WWDG() SET_BIT(DBGMCU->CR, DBGMCU_CR_DBG_WWDG_STOP)
0c59e7a7782a Working on GPIO and RCC
cin
parents:
diff changeset
152 #define __HAL_DBGMCU_UNFREEZE_WWDG() CLEAR_BIT(DBGMCU->CR, DBGMCU_CR_DBG_WWDG_STOP)
0c59e7a7782a Working on GPIO and RCC
cin
parents:
diff changeset
153
0c59e7a7782a Working on GPIO and RCC
cin
parents:
diff changeset
154 /**
0c59e7a7782a Working on GPIO and RCC
cin
parents:
diff changeset
155 * @brief IWDG Peripherals Debug mode
0c59e7a7782a Working on GPIO and RCC
cin
parents:
diff changeset
156 */
0c59e7a7782a Working on GPIO and RCC
cin
parents:
diff changeset
157 #define __HAL_DBGMCU_FREEZE_IWDG() SET_BIT(DBGMCU->CR, DBGMCU_CR_DBG_IWDG_STOP)
0c59e7a7782a Working on GPIO and RCC
cin
parents:
diff changeset
158 #define __HAL_DBGMCU_UNFREEZE_IWDG() CLEAR_BIT(DBGMCU->CR, DBGMCU_CR_DBG_IWDG_STOP)
0c59e7a7782a Working on GPIO and RCC
cin
parents:
diff changeset
159
0c59e7a7782a Working on GPIO and RCC
cin
parents:
diff changeset
160 /**
0c59e7a7782a Working on GPIO and RCC
cin
parents:
diff changeset
161 * @brief I2C1 Peripherals Debug mode
0c59e7a7782a Working on GPIO and RCC
cin
parents:
diff changeset
162 */
0c59e7a7782a Working on GPIO and RCC
cin
parents:
diff changeset
163 #define __HAL_DBGMCU_FREEZE_I2C1_TIMEOUT() SET_BIT(DBGMCU->CR, DBGMCU_CR_DBG_I2C1_SMBUS_TIMEOUT)
0c59e7a7782a Working on GPIO and RCC
cin
parents:
diff changeset
164 #define __HAL_DBGMCU_UNFREEZE_I2C1_TIMEOUT() CLEAR_BIT(DBGMCU->CR, DBGMCU_CR_DBG_I2C1_SMBUS_TIMEOUT)
0c59e7a7782a Working on GPIO and RCC
cin
parents:
diff changeset
165
0c59e7a7782a Working on GPIO and RCC
cin
parents:
diff changeset
166 #if defined (DBGMCU_CR_DBG_I2C2_SMBUS_TIMEOUT)
0c59e7a7782a Working on GPIO and RCC
cin
parents:
diff changeset
167 /**
0c59e7a7782a Working on GPIO and RCC
cin
parents:
diff changeset
168 * @brief I2C2 Peripherals Debug mode
0c59e7a7782a Working on GPIO and RCC
cin
parents:
diff changeset
169 */
0c59e7a7782a Working on GPIO and RCC
cin
parents:
diff changeset
170 #define __HAL_DBGMCU_FREEZE_I2C2_TIMEOUT() SET_BIT(DBGMCU->CR, DBGMCU_CR_DBG_I2C2_SMBUS_TIMEOUT)
0c59e7a7782a Working on GPIO and RCC
cin
parents:
diff changeset
171 #define __HAL_DBGMCU_UNFREEZE_I2C2_TIMEOUT() CLEAR_BIT(DBGMCU->CR, DBGMCU_CR_DBG_I2C2_SMBUS_TIMEOUT)
0c59e7a7782a Working on GPIO and RCC
cin
parents:
diff changeset
172 #endif
0c59e7a7782a Working on GPIO and RCC
cin
parents:
diff changeset
173
0c59e7a7782a Working on GPIO and RCC
cin
parents:
diff changeset
174 #if defined (DBGMCU_CR_DBG_CAN1_STOP)
0c59e7a7782a Working on GPIO and RCC
cin
parents:
diff changeset
175 /**
0c59e7a7782a Working on GPIO and RCC
cin
parents:
diff changeset
176 * @brief CAN1 Peripherals Debug mode
0c59e7a7782a Working on GPIO and RCC
cin
parents:
diff changeset
177 */
0c59e7a7782a Working on GPIO and RCC
cin
parents:
diff changeset
178 #define __HAL_DBGMCU_FREEZE_CAN1() SET_BIT(DBGMCU->CR, DBGMCU_CR_DBG_CAN1_STOP)
0c59e7a7782a Working on GPIO and RCC
cin
parents:
diff changeset
179 #define __HAL_DBGMCU_UNFREEZE_CAN1() CLEAR_BIT(DBGMCU->CR, DBGMCU_CR_DBG_CAN1_STOP)
0c59e7a7782a Working on GPIO and RCC
cin
parents:
diff changeset
180 #endif
0c59e7a7782a Working on GPIO and RCC
cin
parents:
diff changeset
181
0c59e7a7782a Working on GPIO and RCC
cin
parents:
diff changeset
182 #if defined (DBGMCU_CR_DBG_CAN2_STOP)
0c59e7a7782a Working on GPIO and RCC
cin
parents:
diff changeset
183 /**
0c59e7a7782a Working on GPIO and RCC
cin
parents:
diff changeset
184 * @brief CAN2 Peripherals Debug mode
0c59e7a7782a Working on GPIO and RCC
cin
parents:
diff changeset
185 */
0c59e7a7782a Working on GPIO and RCC
cin
parents:
diff changeset
186 #define __HAL_DBGMCU_FREEZE_CAN2() SET_BIT(DBGMCU->CR, DBGMCU_CR_DBG_CAN2_STOP)
0c59e7a7782a Working on GPIO and RCC
cin
parents:
diff changeset
187 #define __HAL_DBGMCU_UNFREEZE_CAN2() CLEAR_BIT(DBGMCU->CR, DBGMCU_CR_DBG_CAN2_STOP)
0c59e7a7782a Working on GPIO and RCC
cin
parents:
diff changeset
188 #endif
0c59e7a7782a Working on GPIO and RCC
cin
parents:
diff changeset
189
0c59e7a7782a Working on GPIO and RCC
cin
parents:
diff changeset
190 /* Peripherals on APB2 */
0c59e7a7782a Working on GPIO and RCC
cin
parents:
diff changeset
191 #if defined (DBGMCU_CR_DBG_TIM1_STOP)
0c59e7a7782a Working on GPIO and RCC
cin
parents:
diff changeset
192 /**
0c59e7a7782a Working on GPIO and RCC
cin
parents:
diff changeset
193 * @brief TIM1 Peripherals Debug mode
0c59e7a7782a Working on GPIO and RCC
cin
parents:
diff changeset
194 */
0c59e7a7782a Working on GPIO and RCC
cin
parents:
diff changeset
195 #define __HAL_DBGMCU_FREEZE_TIM1() SET_BIT(DBGMCU->CR, DBGMCU_CR_DBG_TIM1_STOP)
0c59e7a7782a Working on GPIO and RCC
cin
parents:
diff changeset
196 #define __HAL_DBGMCU_UNFREEZE_TIM1() CLEAR_BIT(DBGMCU->CR, DBGMCU_CR_DBG_TIM1_STOP)
0c59e7a7782a Working on GPIO and RCC
cin
parents:
diff changeset
197 #endif
0c59e7a7782a Working on GPIO and RCC
cin
parents:
diff changeset
198
0c59e7a7782a Working on GPIO and RCC
cin
parents:
diff changeset
199 #if defined (DBGMCU_CR_DBG_TIM8_STOP)
0c59e7a7782a Working on GPIO and RCC
cin
parents:
diff changeset
200 /**
0c59e7a7782a Working on GPIO and RCC
cin
parents:
diff changeset
201 * @brief TIM8 Peripherals Debug mode
0c59e7a7782a Working on GPIO and RCC
cin
parents:
diff changeset
202 */
0c59e7a7782a Working on GPIO and RCC
cin
parents:
diff changeset
203 #define __HAL_DBGMCU_FREEZE_TIM8() SET_BIT(DBGMCU->CR, DBGMCU_CR_DBG_TIM8_STOP)
0c59e7a7782a Working on GPIO and RCC
cin
parents:
diff changeset
204 #define __HAL_DBGMCU_UNFREEZE_TIM8() CLEAR_BIT(DBGMCU->CR, DBGMCU_CR_DBG_TIM8_STOP)
0c59e7a7782a Working on GPIO and RCC
cin
parents:
diff changeset
205 #endif
0c59e7a7782a Working on GPIO and RCC
cin
parents:
diff changeset
206
0c59e7a7782a Working on GPIO and RCC
cin
parents:
diff changeset
207 #if defined (DBGMCU_CR_DBG_TIM9_STOP)
0c59e7a7782a Working on GPIO and RCC
cin
parents:
diff changeset
208 /**
0c59e7a7782a Working on GPIO and RCC
cin
parents:
diff changeset
209 * @brief TIM9 Peripherals Debug mode
0c59e7a7782a Working on GPIO and RCC
cin
parents:
diff changeset
210 */
0c59e7a7782a Working on GPIO and RCC
cin
parents:
diff changeset
211 #define __HAL_DBGMCU_FREEZE_TIM9() SET_BIT(DBGMCU->CR, DBGMCU_CR_DBG_TIM9_STOP)
0c59e7a7782a Working on GPIO and RCC
cin
parents:
diff changeset
212 #define __HAL_DBGMCU_UNFREEZE_TIM9() CLEAR_BIT(DBGMCU->CR, DBGMCU_CR_DBG_TIM9_STOP)
0c59e7a7782a Working on GPIO and RCC
cin
parents:
diff changeset
213 #endif
0c59e7a7782a Working on GPIO and RCC
cin
parents:
diff changeset
214
0c59e7a7782a Working on GPIO and RCC
cin
parents:
diff changeset
215 #if defined (DBGMCU_CR_DBG_TIM10_STOP)
0c59e7a7782a Working on GPIO and RCC
cin
parents:
diff changeset
216 /**
0c59e7a7782a Working on GPIO and RCC
cin
parents:
diff changeset
217 * @brief TIM10 Peripherals Debug mode
0c59e7a7782a Working on GPIO and RCC
cin
parents:
diff changeset
218 */
0c59e7a7782a Working on GPIO and RCC
cin
parents:
diff changeset
219 #define __HAL_DBGMCU_FREEZE_TIM10() SET_BIT(DBGMCU->CR, DBGMCU_CR_DBG_TIM10_STOP)
0c59e7a7782a Working on GPIO and RCC
cin
parents:
diff changeset
220 #define __HAL_DBGMCU_UNFREEZE_TIM10() CLEAR_BIT(DBGMCU->CR, DBGMCU_CR_DBG_TIM10_STOP)
0c59e7a7782a Working on GPIO and RCC
cin
parents:
diff changeset
221 #endif
0c59e7a7782a Working on GPIO and RCC
cin
parents:
diff changeset
222
0c59e7a7782a Working on GPIO and RCC
cin
parents:
diff changeset
223 #if defined (DBGMCU_CR_DBG_TIM11_STOP)
0c59e7a7782a Working on GPIO and RCC
cin
parents:
diff changeset
224 /**
0c59e7a7782a Working on GPIO and RCC
cin
parents:
diff changeset
225 * @brief TIM11 Peripherals Debug mode
0c59e7a7782a Working on GPIO and RCC
cin
parents:
diff changeset
226 */
0c59e7a7782a Working on GPIO and RCC
cin
parents:
diff changeset
227 #define __HAL_DBGMCU_FREEZE_TIM11() SET_BIT(DBGMCU->CR, DBGMCU_CR_DBG_TIM11_STOP)
0c59e7a7782a Working on GPIO and RCC
cin
parents:
diff changeset
228 #define __HAL_DBGMCU_UNFREEZE_TIM11() CLEAR_BIT(DBGMCU->CR, DBGMCU_CR_DBG_TIM11_STOP)
0c59e7a7782a Working on GPIO and RCC
cin
parents:
diff changeset
229 #endif
0c59e7a7782a Working on GPIO and RCC
cin
parents:
diff changeset
230
0c59e7a7782a Working on GPIO and RCC
cin
parents:
diff changeset
231
0c59e7a7782a Working on GPIO and RCC
cin
parents:
diff changeset
232 #if defined (DBGMCU_CR_DBG_TIM15_STOP)
0c59e7a7782a Working on GPIO and RCC
cin
parents:
diff changeset
233 /**
0c59e7a7782a Working on GPIO and RCC
cin
parents:
diff changeset
234 * @brief TIM15 Peripherals Debug mode
0c59e7a7782a Working on GPIO and RCC
cin
parents:
diff changeset
235 */
0c59e7a7782a Working on GPIO and RCC
cin
parents:
diff changeset
236 #define __HAL_DBGMCU_FREEZE_TIM15() SET_BIT(DBGMCU->CR, DBGMCU_CR_DBG_TIM15_STOP)
0c59e7a7782a Working on GPIO and RCC
cin
parents:
diff changeset
237 #define __HAL_DBGMCU_UNFREEZE_TIM15() CLEAR_BIT(DBGMCU->CR, DBGMCU_CR_DBG_TIM15_STOP)
0c59e7a7782a Working on GPIO and RCC
cin
parents:
diff changeset
238 #endif
0c59e7a7782a Working on GPIO and RCC
cin
parents:
diff changeset
239
0c59e7a7782a Working on GPIO and RCC
cin
parents:
diff changeset
240 #if defined (DBGMCU_CR_DBG_TIM16_STOP)
0c59e7a7782a Working on GPIO and RCC
cin
parents:
diff changeset
241 /**
0c59e7a7782a Working on GPIO and RCC
cin
parents:
diff changeset
242 * @brief TIM16 Peripherals Debug mode
0c59e7a7782a Working on GPIO and RCC
cin
parents:
diff changeset
243 */
0c59e7a7782a Working on GPIO and RCC
cin
parents:
diff changeset
244 #define __HAL_DBGMCU_FREEZE_TIM16() SET_BIT(DBGMCU->CR, DBGMCU_CR_DBG_TIM16_STOP)
0c59e7a7782a Working on GPIO and RCC
cin
parents:
diff changeset
245 #define __HAL_DBGMCU_UNFREEZE_TIM16() CLEAR_BIT(DBGMCU->CR, DBGMCU_CR_DBG_TIM16_STOP)
0c59e7a7782a Working on GPIO and RCC
cin
parents:
diff changeset
246 #endif
0c59e7a7782a Working on GPIO and RCC
cin
parents:
diff changeset
247
0c59e7a7782a Working on GPIO and RCC
cin
parents:
diff changeset
248 #if defined (DBGMCU_CR_DBG_TIM17_STOP)
0c59e7a7782a Working on GPIO and RCC
cin
parents:
diff changeset
249 /**
0c59e7a7782a Working on GPIO and RCC
cin
parents:
diff changeset
250 * @brief TIM17 Peripherals Debug mode
0c59e7a7782a Working on GPIO and RCC
cin
parents:
diff changeset
251 */
0c59e7a7782a Working on GPIO and RCC
cin
parents:
diff changeset
252 #define __HAL_DBGMCU_FREEZE_TIM17() SET_BIT(DBGMCU->CR, DBGMCU_CR_DBG_TIM17_STOP)
0c59e7a7782a Working on GPIO and RCC
cin
parents:
diff changeset
253 #define __HAL_DBGMCU_UNFREEZE_TIM17() CLEAR_BIT(DBGMCU->CR, DBGMCU_CR_DBG_TIM17_STOP)
0c59e7a7782a Working on GPIO and RCC
cin
parents:
diff changeset
254 #endif
0c59e7a7782a Working on GPIO and RCC
cin
parents:
diff changeset
255
0c59e7a7782a Working on GPIO and RCC
cin
parents:
diff changeset
256 /**
0c59e7a7782a Working on GPIO and RCC
cin
parents:
diff changeset
257 * @}
0c59e7a7782a Working on GPIO and RCC
cin
parents:
diff changeset
258 */
0c59e7a7782a Working on GPIO and RCC
cin
parents:
diff changeset
259
0c59e7a7782a Working on GPIO and RCC
cin
parents:
diff changeset
260 /**
0c59e7a7782a Working on GPIO and RCC
cin
parents:
diff changeset
261 * @}
0c59e7a7782a Working on GPIO and RCC
cin
parents:
diff changeset
262 */
0c59e7a7782a Working on GPIO and RCC
cin
parents:
diff changeset
263
0c59e7a7782a Working on GPIO and RCC
cin
parents:
diff changeset
264 /* Exported functions --------------------------------------------------------*/
0c59e7a7782a Working on GPIO and RCC
cin
parents:
diff changeset
265
0c59e7a7782a Working on GPIO and RCC
cin
parents:
diff changeset
266 /** @addtogroup HAL_Exported_Functions
0c59e7a7782a Working on GPIO and RCC
cin
parents:
diff changeset
267 * @{
0c59e7a7782a Working on GPIO and RCC
cin
parents:
diff changeset
268 */
0c59e7a7782a Working on GPIO and RCC
cin
parents:
diff changeset
269
0c59e7a7782a Working on GPIO and RCC
cin
parents:
diff changeset
270 /** @addtogroup HAL_Exported_Functions_Group1
0c59e7a7782a Working on GPIO and RCC
cin
parents:
diff changeset
271 * @{
0c59e7a7782a Working on GPIO and RCC
cin
parents:
diff changeset
272 */
0c59e7a7782a Working on GPIO and RCC
cin
parents:
diff changeset
273
0c59e7a7782a Working on GPIO and RCC
cin
parents:
diff changeset
274 /* Initialization and de-initialization functions ******************************/
0c59e7a7782a Working on GPIO and RCC
cin
parents:
diff changeset
275 HAL_StatusTypeDef HAL_Init(void);
0c59e7a7782a Working on GPIO and RCC
cin
parents:
diff changeset
276 HAL_StatusTypeDef HAL_DeInit(void);
0c59e7a7782a Working on GPIO and RCC
cin
parents:
diff changeset
277 void HAL_MspInit(void);
0c59e7a7782a Working on GPIO and RCC
cin
parents:
diff changeset
278 void HAL_MspDeInit(void);
0c59e7a7782a Working on GPIO and RCC
cin
parents:
diff changeset
279 HAL_StatusTypeDef HAL_InitTick (uint32_t TickPriority);
0c59e7a7782a Working on GPIO and RCC
cin
parents:
diff changeset
280
0c59e7a7782a Working on GPIO and RCC
cin
parents:
diff changeset
281 /**
0c59e7a7782a Working on GPIO and RCC
cin
parents:
diff changeset
282 * @}
0c59e7a7782a Working on GPIO and RCC
cin
parents:
diff changeset
283 */
0c59e7a7782a Working on GPIO and RCC
cin
parents:
diff changeset
284
0c59e7a7782a Working on GPIO and RCC
cin
parents:
diff changeset
285 /** @addtogroup HAL_Exported_Functions_Group2
0c59e7a7782a Working on GPIO and RCC
cin
parents:
diff changeset
286 * @{
0c59e7a7782a Working on GPIO and RCC
cin
parents:
diff changeset
287 */
0c59e7a7782a Working on GPIO and RCC
cin
parents:
diff changeset
288
0c59e7a7782a Working on GPIO and RCC
cin
parents:
diff changeset
289 /* Peripheral Control functions ************************************************/
0c59e7a7782a Working on GPIO and RCC
cin
parents:
diff changeset
290 void HAL_IncTick(void);
0c59e7a7782a Working on GPIO and RCC
cin
parents:
diff changeset
291 void HAL_Delay(__IO uint32_t Delay);
0c59e7a7782a Working on GPIO and RCC
cin
parents:
diff changeset
292 uint32_t HAL_GetTick(void);
0c59e7a7782a Working on GPIO and RCC
cin
parents:
diff changeset
293 void HAL_SuspendTick(void);
0c59e7a7782a Working on GPIO and RCC
cin
parents:
diff changeset
294 void HAL_ResumeTick(void);
0c59e7a7782a Working on GPIO and RCC
cin
parents:
diff changeset
295 uint32_t HAL_GetHalVersion(void);
0c59e7a7782a Working on GPIO and RCC
cin
parents:
diff changeset
296 uint32_t HAL_GetREVID(void);
0c59e7a7782a Working on GPIO and RCC
cin
parents:
diff changeset
297 uint32_t HAL_GetDEVID(void);
0c59e7a7782a Working on GPIO and RCC
cin
parents:
diff changeset
298 void HAL_DBGMCU_EnableDBGSleepMode(void);
0c59e7a7782a Working on GPIO and RCC
cin
parents:
diff changeset
299 void HAL_DBGMCU_DisableDBGSleepMode(void);
0c59e7a7782a Working on GPIO and RCC
cin
parents:
diff changeset
300 void HAL_DBGMCU_EnableDBGStopMode(void);
0c59e7a7782a Working on GPIO and RCC
cin
parents:
diff changeset
301 void HAL_DBGMCU_DisableDBGStopMode(void);
0c59e7a7782a Working on GPIO and RCC
cin
parents:
diff changeset
302 void HAL_DBGMCU_EnableDBGStandbyMode(void);
0c59e7a7782a Working on GPIO and RCC
cin
parents:
diff changeset
303 void HAL_DBGMCU_DisableDBGStandbyMode(void);
0c59e7a7782a Working on GPIO and RCC
cin
parents:
diff changeset
304
0c59e7a7782a Working on GPIO and RCC
cin
parents:
diff changeset
305 /**
0c59e7a7782a Working on GPIO and RCC
cin
parents:
diff changeset
306 * @}
0c59e7a7782a Working on GPIO and RCC
cin
parents:
diff changeset
307 */
0c59e7a7782a Working on GPIO and RCC
cin
parents:
diff changeset
308
0c59e7a7782a Working on GPIO and RCC
cin
parents:
diff changeset
309 /**
0c59e7a7782a Working on GPIO and RCC
cin
parents:
diff changeset
310 * @}
0c59e7a7782a Working on GPIO and RCC
cin
parents:
diff changeset
311 */
0c59e7a7782a Working on GPIO and RCC
cin
parents:
diff changeset
312
0c59e7a7782a Working on GPIO and RCC
cin
parents:
diff changeset
313
0c59e7a7782a Working on GPIO and RCC
cin
parents:
diff changeset
314 /**
0c59e7a7782a Working on GPIO and RCC
cin
parents:
diff changeset
315 * @}
0c59e7a7782a Working on GPIO and RCC
cin
parents:
diff changeset
316 */
0c59e7a7782a Working on GPIO and RCC
cin
parents:
diff changeset
317
0c59e7a7782a Working on GPIO and RCC
cin
parents:
diff changeset
318 /**
0c59e7a7782a Working on GPIO and RCC
cin
parents:
diff changeset
319 * @}
0c59e7a7782a Working on GPIO and RCC
cin
parents:
diff changeset
320 */
0c59e7a7782a Working on GPIO and RCC
cin
parents:
diff changeset
321
0c59e7a7782a Working on GPIO and RCC
cin
parents:
diff changeset
322 #ifdef __cplusplus
0c59e7a7782a Working on GPIO and RCC
cin
parents:
diff changeset
323 }
0c59e7a7782a Working on GPIO and RCC
cin
parents:
diff changeset
324 #endif
0c59e7a7782a Working on GPIO and RCC
cin
parents:
diff changeset
325
0c59e7a7782a Working on GPIO and RCC
cin
parents:
diff changeset
326 #endif /* __STM32F1xx_HAL_H */
0c59e7a7782a Working on GPIO and RCC
cin
parents:
diff changeset
327
0c59e7a7782a Working on GPIO and RCC
cin
parents:
diff changeset
328 /************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/